## BEST AVAILABLE COPY

### PATENT ABSTRACTS OF JAPAN

(11)Publication number:

2001-060162

(43) Date of publication of application: 06.03.2001

(51)Int.CI.

G06F 11/28 G06F 11/22

(21)Application number : 11-236632

(71)Applicant: MATSUSHITA ELECTRIC IND CO

LTD

(22)Date of filing:

24.08.1999

(72)Inventor: SAKIYAMA KENJI

HIROSE ETSUKO


NISHIMURA TATSUYA

#### (54) IN-CIRCUIT EMULATOR

(57)Abstract:

PROBLEM TO BE SOLVED: To compress the capacity of a trace memory.

SOLUTION: When a condition branching instruction is executed, a code corresponding to the executed result of that condition branching instruction is written in a trace memory 12. Besides, the clock of a CPU is counted and for each fixed step signal, a code showing the fixed step signal and an execution address are written in the trace memory 12. In the case of interruption/indirect branching instruction, a code showing that instruction and branch destination and branch source addresses are written in the trace memory 12. Thus, the amount of trace data in respect to the execution of a frequent non-condition branching instruction or condition branching instruction is



decreased and the capacity of the trace memory 12 can be remarkably reduced.

#### **LEGAL STATUS**

[Date of request for examination]

[Date of sending the examiner's decision of

# BEST AVAILABLE COPY

rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office